Introduction
Cadmium telluride is one of the leading and most promising materials for thin film solar cells. It has an optical band-gap of around 1.45e1.5 eV which is close to the optimum for photoconversion, and has a large optical absorption coefficient (> 10 À4 / cm) [1, 2] . It is a direct band-gap semiconductor, with the result that only very thin layers are required to fully absorb photons [1] . CdTe photovoltaic technology currently holds (research) maximum efficiency of 22.1% produced by First Solar [3] . There remain technical difficulties in the construction of CdTe cells however. A key concern, and one of the greatest challenges for CdTe photovoltaic technology is the successful formation of a stable ohmic back contact [4] . The large electron affinity (c ¼ 4.5 eV) and low carrier density of the CdTe absorber contribute to the formation of a back contact Schottky barrier, which acts diode set up in opposition to the CdS/CdTe junction [5, 6] . This barrier limits hole collection at the back contact, causes losses in open circuit voltage (V OC ) and fill factor (FF) and can be observed through the occurrence of roll-over (current-limiting inflection point) in J-V curves [6, 7] . To form an ohmic contact on p-type CdTe, a metal with a work function > 5.9 eV (sum of CdTe band-gap and electron affinity) is needed. As such metals are not available, the formation of Schottky barrier is inevitable [8] .
To overcome this problem, one potential solution is to insert a thin interfacial buffer layer between the metal contact and the CdTe absorber. A material of increasing interest for this buffer layer is copper doped zinc telluride (ZnTe:Cu), with a copper doping level of between 1 and 5 wt% [4] . ZnTe was chosen because of its chemical stability and the near-perfect alignment of the CdTe and ZnTe valence bands, enabling facile hole transport [9] . The potential for high acceptor level doping of ZnTe (> 10 20 /cm 3 ) could also allow for formation of an effective tunnel junction to the metal layer [10] .
Copper is one of the most frequently used materials for enhancing CdTe device performance [11] . Cu concentration contributes to the creation of an ideal back contact through increasing the carrier concentration, thereby decreasing the potential barrier. This results in increased saturation current [12] . Copper is however a mobile element and is prone to diffuse away from the back contact and further into the cell. Excessive copper doping can lead to device degradation through reduced carrier lifetime as well as deep level defects in the CdTe bulk which cause increased recombination and consequently reduced short circuit current (J SC ) and V OC [11] . Further lng-term instability is caused by copper diffusion into the CdS window layer where reduction in net donor density (N D -N A ) has been observed [13] . It is therefore clear that even though ZnTe:Cu is thought to form a low resistance contact, careful control of the Cu to prevent it diffusing away from the back contact and into the bulk CdTe and CdS is critical [14] . In this work ZnTe:Cu layers were deposited by high rate pulsed-DC magnetron sputtering. Diffusion of copper into the device is greatly enhanced through sustained and elevated temperatures, making it difficult to control [12] . Whilst deposition of ZnTe:Cu at elevated temperatures would have significant advantages in terms of crystal growth and effective incorporation of the layer into the cell, separation of the deposition and heating stages would allow for dramatically reduced heating times and hence a reduced risk of copper diffusion. Separation of the two can theoretically be achieved through deposition of ZnTe:Cu and the metal back contact layer at room temperature followed by either a simple thermal treatment in a furnace or rapid thermal processing (RTP) [4] .
Experimental details

ZnTe deposition on glass
ZnTe:Cu films were deposited onto ultrasonically cleaned soda lime glass substrates using an AJA International Orion 8 HV sputter coater equipped with an Advanced Energy Pinnacle Plus pulsed DC power supply. Deposition took place at 1mTorr (0.133 Pa) under argon, with an argon flow rate of 7 standard cubic centimetres per minute (SCCM). Power was maintained at 105 W, with a frequency of 220 kHz and a reverse time of 2ms. Depositions were run at room temperature, and films were deposited from a single predoped ceramic target. Deposition time was varied so as to obtain an accurate deposition rate, with time steps of 900, 1800, 2700 and 3600s. A second set of samples was obtained through variation of power pulsing frequency, using frequencies of 150, 180, 200 and 220 kHz.
Film thickness was measured using an Ambios XP-2 stylus profilometer. X-ray diffraction (XRD) was carried out using a Bruker D2 Phaser X-ray diffractometer equipped with a Lynxeye™ detector and Cu-K a X-ray source. Measurements were taken at 2Q angles of 20 e90 . The obtained patterns were compared to those from the International Centre for Diffraction Data crystallographic database [15] . Film sheet resistance was determined at several locations on each film using a four-point probe.
Device fabrication
Preformed superstrate-configuration CdTe devices were provided by Colorado State University (CSU). The CSU deposition process involves deposition of an intrinsic tin oxide layer followed by reactively sputtered oxygen-doped CdS and close-space sublimation of CdTe. The substrate is Corning 7059 glass with a fluorinedoped tin oxide TCO layer [16] . The completed stack undergoes a standard thermochemical treatment with cadmium chloride (CdCl 2 ). These devices were then coated with a 300 nm thick ZnTe:Cu buffer layer at room temperature using the same conditions as described above, with a power pulsing frequency of 220 kHz and 2ms reverse time. Devices of an area of 0.25 cm 2 were defined by sputtering a 100 nm thick gold contact using a shadow mask in a Quorum Q150T mini sputter coater. Individual cells were electrically isolated by scribing. Fully contacted devices deposited at room temperature were subjected to thermal treatments to activate the back contact. This was carried out by Colorado School of Mines (CSM) in a rapid thermal processing (RTP) furnace. Since the optimum process temperature varies with different architectures, initial RTP temperature was kept relatively low and was then raised progressively until the optimum temperature was found. The devices were placed on an aluminium nitride (AlN) susceptor in the RTP furnace and received consecutive annealing steps starting at 260 C and ending at 400 C under flowing Ar. Temperature was measured using a K-type thermocouple in contact with the AlN susceptor. Each step consisted of a rapid (10s) ramp to the desired setpoint and a 30s dwell-time. The lamps were then turned off and the sample allowed to cool to room temperature naturally. Once the optimum setpoint had been determined, a second sample was treated at this temperature. The electrical performance of CdTe device was measured before and after successive RTP treatments under simulated AM1.5 g light using a commercial solar simulator which was calibrated using a certified standard silicon cell [17] . 5 to 7 individual devices were measured each time.
Transmission electron microscopy (TEM) was used to investigate cell microstructure. High resolution TEM cross sections were obtained using an FEI Technai F20 field emission gun transmission electron microscope. The TEM samples were prepared by a standard in-situ lift out method using a dual beam FEI Nova 600 Nanolab scanning electron microscope [16] .
Results and discussion
Process and material characterisation
ZnTe:Cu film thickness was found to be proportional to sputter time, with an observed deposition rate of 0.33 nm/s at 220 kHz (Fig. 1) . As a result, a 300 nm thick ZnTe:Cu layer was grown in only 15 min. The deposition rate can be further increased either through increasing the amount of power applied to the pulsed-DC gun or through decreased pulse frequency. Pulse frequency was shown to have a small and non-linear impact on deposition rate (Fig. 2) .
The bright field TEM image of the full CdTe device with asdeposited ZnTe:Cu layer is shown in Fig. 3 and Fig. 4 shows the detailed view of the back contact region. All the thin film layers are well defined. Nanostructured ZnTe:Cu layer is uniformly deposited on the top of the CdTe grains.
The XRD patterns of 300 nm thick ZnTe:Cu film sputtered on glass substrates and annealed at different RTP process temperatures are plotted in Fig. 5 . Peak positions were identified using the International Centre for Diffraction Data (ICCD) crystallography database [15] . The three most pronounced peaks were found to be Fig. 1 . Deposition rate of ZnTe:Cu film sputtered on glass using pulsed-DC magnetron sputtering at 220 kHz, 2.0ms, 105 W.
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at 2Q angles of 25.18 , 41.63 and 49.15 , and correspond to the (111), (220) and (311) planes of cubic ZnTe respectively. The peak size increased when the as-deposited film was annealed at sufficiently high temperature, forming better crystallised films. The 260 C RTP treatment resulted in very similar XRD properties to the as-deposited film. An additional peak was formed at a 2Q angle of 27.50 when 380 C and 400 C RTP processes were employed. This peak does not appear to correspond to any ZnTe phases, but perhaps Cu x Te clusters (1 < x< 2) that were found in previous work in RTP annealed CdTe cells with co-evaporated ZnTe:Cu buffer layer [16] . Measurements of sheet resistance were off-scale for the asdeposited and annealed at 260 C samples, but the sheet resistance was successfully measured for the 380 C and 400 C RTP processed films. It was found to be 5.5 kU/sq and 3.8 kU/sq respectively. Deriving from these results, the film resistivity decreased with the increase of RTP temperature while the crystallinity of the film improved. Paradoxically, even a high resistivity ZnTe:Cu film deposited by pulsed DC magnetron sputtering can form a low-resistivity quasi-ohmic back contact for CdTe devices. 
Device fabrication and characterisation
To optimise the RTP process, a number of subsequent treatments were performed at progressively higher temperatures starting at 260 C, increasing in 20 C increments and finishing at 400 C after device performance started to degrade. RTP treatment resulted in increased efficiency compared to as-deposited devices, and the optimum temperature was found to be 380 C (Fig. 6) . A second sample was exposed to a refined RTP treatment, whereby the temperature was increased in 10 C increments around the optimum found previously. The devices exposed to treatment at 380e390 C exhibited the best efficiency. This value is slightly higher than that found in the literature for a co-evaporated ZnTe:Cu layer (320e330 C) [17] . Fig. 7 compares J-V curves of devices in the as-deposited state, after an optimal RTP treatment (380 C) and from an under-and an overheated sample (360 C and 400 C respectively). Their main performance indicators are summarised in Table 1 . All devices show similar carrier collection, with the main improvement coming from the increase in V OC and FF. After the optimum RTP treatment, V OC increased by more than 200 mV, reaching 727.3 mV, and FF by more than 13%, up to 70.32%. This is consistent with the elimination of the barriers at the back contact. The overall efficiency increased from 6.44% to 11.25%. At slightly higher than optimum RTP temperature, the FF started to decrease and a roll-over appears on the J-V curve. The current starts to decrease slightly, which can be attributed to the excess of copper migrating towards the CdTe/CdS junction and creating recombination centres and causing shunting. This needs to be proven by further investigation of copper behavior after RTP of CdTe solar cells containing sputtered ZnTe:Cu interface layer. In order to explain the device performance, an attempt was made to measure the carrier density using capacitance-voltage (CV) technique. These measurements gave unreliable and unrepeatable results however, rendering them unusable. CV measurement of CdTe solar cells is often complicated by the presence of deep level defects, back contact barriers, finite absorber thickness and nonuniform carrier density. All of these can contribute to erroneous carrier density readings [18] .
Conclusions
This study demonstrates that inclusion of a ZnTe:Cu buffer layer at the back contact of CdS/CdTe solar cells improves device performance, dramatically increasing both V OC and FF. The ZnTe:Cu layer was successfully deposited by high rate pulsed-DC magnetron sputtering giving devices which performed well overall. The rapidity of the process could give a substantial time and money saving in CdTe manufacturing. Device performance is however sensitive to post-deposition annealing temperature. Highly effective and versatile RTP separates the deposition and activation of the ZnTe:Cu layer and perhaps reduces Cu migration into the CdTe absorber, which could be a step towards the improvement of the device stability. 
